

XC6130/XC6131 Series

Watchdog Timeout Period Externally Adjustable Voltage Detector

ETR02026-006a

■ GENERAL DESCRIPTION

The XC6130/XC6131 series are voltage detectors with a watchdog function. The watchdog timeout time and release delay time can be set as desired using a single external capacitor. These voltage detectors are used for microprocessor monitoring, and when the power voltage reaches the detect voltage or an L→H pulse is not input to the watchdog pin within the watchdog timeout time, an L level signal is output from the RESETB pin.

The XC6130 series has a manual reset function. When the manual reset pin is set to Low level at any desired timing, an L level signal is output from the RESETB pin.

The XC6131 series has a watchdog ON/OFF function. By setting the EN pin to L level, the watchdog function can be turned OFF while the voltage detector that monitors the power voltage continues to operate.

The MRB pin and EN pin are pulled up internally to V_{IN} , and thus these pins can be left open when not used.

■ APPLICATIONS


- Microprocessor reset and malfunction monitoring circuitry
- Memory battery backup circuits
- Power-on reset circuits
- Power failure detection

■ FEATURES


Operating Ambient Temperature	: -40°C ~ 125°C
Operating Voltage Range	: 1.5V ~ 6.0V
Detect Voltage Range	: 1.6V ~ 5.0V ±1.0% (SOT-26) 1.6V ~ 5.0V ±1.5% (DFN1515-6A)
Hysteresis Width	: $V_{DFL} \times 5\%$
Temperature Characteristics	: ±50ppm/°C
Output Configuration	: N-channel open drain output
Low Power Consumption	: 8.1μA : Detect 9.8μA : Release 2.5μA : Release (EN=L)
Function	: Manual Reset (XC6130) : Watchdog function OFF (XC6131)
WD Timeout Time	: 100ms (Cd=0.1μF)
Release Delay Time	: 100ms (Cd=0.1μF) (at power on) 10ms (Cd=0.1μF) (After Watchdog Timeout)
Package	: SOT-26 DFN1515-6A
Environmentally Friendly	: EU RoHS compliant, Pb free

■ TYPICAL APPLICATION CIRCUIT


XC6130 Series



XC6131 Series




■ TYPICAL PERFORMANCE CHARACTERISTICS




■ BLOCK DIAGRAM

● XC6130 Series Type A




● XC6131 Series Type A



* Diodes inside the circuit are an ESD protection diode and a parasitic diode.

■ BLOCK DIAGRAM

● XC6131 Series Type B



* Diodes inside the circuit are an ESD protection diode and a parasitic diode.

PRODUCT CLASSIFICATION

Ordering Information

XC6130①②③④⑤⑥-⑦

DESIGNATOR	ITEM	SYMBOL	DESCRIPTION
①	TYPE	A	MRB pin With pull-up resistor
②③	Detect Voltage	16 ~ 50	e.g. 1.6V → ②=1, ③=6
④	Detect Accuracy	1	±1.0% (SOT-26)
		A	±1.5% (DFN1515-6A)
⑤⑥-⑦ ^(*)	Package (Order Unit)	MR-G	SOT-26 (3,000pcs/Reel) ⁽²⁾
		6R-G	DFN1515-6A (5,000pcs/Reel) ⁽²⁾

^(*) The "-G" suffix denotes Halogen and Antimony free as well as being fully EU RoHS compliant.

⁽²⁾ The reels are shipped in a moisture-proof packing.


XC6131①②③④⑤⑥-⑦

DESIGNATOR	ITEM	SYMBOL	DESCRIPTION
①	TYPE	A	EN pin With pull-up resistor
		B	ENB pin With pull-down resistor
②③	Detect Voltage	16 ~ 50	e.g. 1.6V → ②=1, ③=6
④	Detect Accuracy	1	±1.0% (SOT-26)
		A	±1.5% (DFN1515-6A)
⑤⑥-⑦ ^(*)	Package (Order Unit)	MR-G	SOT-26 (3,000pcs /Reel) ⁽²⁾
		6R-G	DFN1515-6A (5,000pcs /Reel) ⁽²⁾

^(*) The "-G" suffix denotes Halogen and Antimony free as well as being fully EU RoHS compliant.

⁽²⁾ The reels are shipped in a moisture-proof packing.

PIN CONFIGURATION



*The dissipation pad for the DFN1515-6A packages should be solder-plated in reference mount pattern and metal masking so as to enhance mounting strength and heat release. If the pad needs to be connected to other pins, it should be connected to the V_{SS} (No. 2) pin.

■ PIN ASSIGNMENT

XC6130 Series

PIN NUMBER		PIN NAME	FUNCTIONS
SOT-26	DFN1515-6A		
1	1	WD	Watchdog Input
2	5	MRB	Manual Reset Input
3	6	V _{IN}	Power Input
4	4	RESETB	Reset Output
5	2	V _{SS}	Ground
6	3	Cd	Adjustable Pin for Release Delay Time/Watchdog Timeout

XC6131 Series

PIN NUMBER		PIN NAME	FUNCTIONS
SOT-26	DFN1515-6A		
1	1	WD	Watchdog Input
2	5	EN	Watchdog ON/OFF Control (XC6131A)
		ENB	Watchdog ON/OFF Control (XC6131B)
3	6	V _{IN}	Power Input
4	4	RESETB	Reset Output
5	2	V _{SS}	Ground
6	3	Cd	Adjustable Pin for Release Delay Time/Watchdog Timeout

FUNCTION CHART

1) XC6130 Series

V _{IN} *2	V _{MRB} *3	V _{WD} *6	V _{RESETB} *7
H	H	H	L↔H
		L	
		OPEN	
		L↔H	
H	L	*1	L
L	L		
H	L		

2) XC6131A Series

V _{IN} *2	V _{EN} *4	V _{WD} *6	V _{RESETB} *7
H	H	H	L↔H
		L	
		OPEN	
		L↔H	
H	L	*1	H
L	L		L
L	H		L

3) XC6131B Series

V _{IN} *2	V _{ENB} *5	V _{WD} *6	V _{RESETB} *7
H	L	H	L↔H
		L	
		OPEN	
		L↔H	
H	H	*1	H
L	L		L
L	H		L

*1: Includes all WD logic (V_{WD}=H, L, OPEN, H→L, L→H)

*2: V_{IN}=H indicates higher than the release voltage.

V_{IN}=L indicates lower than the detect voltage.

*3: V_{MRB}=H indicates MRB High Level Voltage.

V_{MRB}=L indicates MRB Low Level Voltage.

Since MRB pin of XC6130 Series is pulled up internally, the open condition of MRB pin is acceptable when MR function is not required.

*4: V_{EN}=H indicates EN High Level Voltage.

V_{EN}=L indicates EN Low Level Voltage.

The EN pin of the XC6131A Series is pulled up internally, enabling the WD function to be used with EN open.

*5: V_{ENB}=H indicates ENB High Level Voltage.

V_{ENB}=L indicates ENB Low Level Voltage.

The ENB pin of the XC6131B Series is pulled down internally, enabling the WD function to be used with ENB open.

*6: V_{WD}=H indicates WD High Level Voltage.

V_{WD}=L indicates WD Low Level Voltage.

*7: V_{RESETB}=H indicates the release state.

V_{RESETB}=L indicates the detect state.

■ ABSOLUTE MAXIMUM RATINGS

XC6130 Series

PARAMETER		SYMBOL	RATINGS	UNITS
Input Voltage		V_{IN}	-0.3 ~ 7.0	V
WD Input Voltage		V_{WD}	-0.3 ~ 7.0	V
MRB Input Voltage		V_{MRB}	-0.3 ~ 7.0	V
Cd Pin Voltage		V_{Cd}	-0.3 ~ $V_{IN} + 0.3$ or 7.0 ^(*)	V
Output Voltage		V_{RESETB}	-0.3 ~ 7.0	V
Cd Pin Current		I_{Cd}	10	mA
Output Current		I_{OUT}	30	mA
Power Dissipation ($T_a=25^\circ\text{C}$)	SOT-26	Pd	250	mW
	DFN1515-6A		600 (40mm x 40mm Standard board) ^(*)	
			800 (40mm x 40mm Standard board) ^(*)	
Operating Ambient Temperature		T_{opr}	-40 ~ 125	$^\circ\text{C}$
Storage Temperature		T_{stg}	-55 ~ 125	$^\circ\text{C}$

All voltages are described based on the V_{SS} pin.

^(*) The maximum value should be $V_{IN}+0.3\text{V}$ or 7.0V in the lowest.

^(*) The power dissipation figure shown is PCB mounted and is for reference only.

Please refer to PACKAGING INFORMATION for the mounting condition.

XC6131 Series

PARAMETER		SYMBOL	RATINGS	UNITS
Input Voltage		V_{IN}	-0.3 ~ 7.0	V
WD Input Voltage		V_{WD}	-0.3 ~ 7.0	V
EN/ENB Input Voltage		V_{EN}/V_{ENB}	-0.3 ~ 7.0	V
Cd Pin Voltage		V_{Cd}	-0.3 ~ $V_{IN} + 0.3$ or 7.0 ^(*)	V
Output Voltage		V_{RESETB}	-0.3 ~ 7.0	V
Cd Pin Current		I_{Cd}	10	mA
Output Current		I_{OUT}	30	mA
Power Dissipation ($T_a=25^\circ\text{C}$)	SOT-26	Pd	250	mW
	DFN1515-6A		600 (40mm x 40mm Standard board) ^(*)	
			800 (40mm x 40mm Standard board) ^(*)	
Operating Ambient Temperature		T_{opr}	-40 ~ 125	$^\circ\text{C}$
Storage Temperature		T_{stg}	-55 ~ 125	$^\circ\text{C}$

All voltages are described based on the V_{SS} pin.

^(*) The maximum value should be $V_{IN}+0.3\text{V}$ or 7.0V in the lowest.

^(*) The power dissipation figure shown is PCB mounted and is for reference only.

Please refer to PACKAGING INFORMATION for the mounting condition.

ELECTRICAL CHARACTERISTICS

XC6130 Series

PARAMETER	SYMBOL	CONDITIONS		Ta=25°C			-40°C ≤ Ta ≤ 125°C ⁽⁹⁾			UNITS	CIRCUIT
				MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
Operating Voltage	V _{IN}			1.5	-	6.0	1.5	-	6.0	V	①
Detect Voltage	V _{DFL}	V _{DF(T)} ⁽¹⁾ =1.6~5.0V	SOT-26	V _{DF(T)} ×0.99	V _{DF(T)}	V _{DF(T)} ×1.01	V _{DF(T)} ×0.975	V _{DF(T)}	V _{DF(T)} ×1.025	V	
			DFN1515-6A	V _{DF(T)} ×0.985	V _{DF(T)}	V _{DF(T)} ×1.015	V _{DF(T)} ×0.97	V _{DF(T)}	V _{DF(T)} ×1.03	V	
Temperature Characteristics	$\frac{\Delta V_{DFL}}{(\Delta T_{opr} \cdot V_{DFL})}$	-40°C ≤ Topr ≤ 125°C		-	±50	-	-	±50	-	ppm/°C	
Hysteresis Width	V _{HYS}			V _{DFL} ×0.04	V _{DFL} ×0.05	V _{DFL} ×0.06	V _{DFL} ×0.03	V _{DFL} ×0.05	V _{DFL} ×0.07	V	
Supply Current	I _{SS}	V _{IN} =V _{DF(T)} ×0.9		-	8.1	12.1	-	8.1	14.0	μA	②
		V _{IN} =V _{DF(T)} ×1.1		-	9.8	12.6	-	9.8	13.6		
Output Current	I _{RBOU} T	N-ch. V _{RESE} TB=0.3V	V _{IN} =1.5V	2.6	3.5	-	1.4	3.5	-	mA	③
			V _{IN} =2.0V ⁽²⁾	4.9	6.0	-	3.0	6.0	-		
			V _{IN} =3.0V ⁽³⁾	9.2	10.3	-	5.8	10.3	-		
			V _{IN} =4.0V ⁽⁴⁾	12.3	13.8	-	7.7	13.8	-		
Leak Current	I _{Leak}	V _{IN} =6.0V, V _{RESE} TB=6.0V		-	0.01	0.1	-	0.01	1	μA	④
Cd Pin Sink Current	I _{cd}	V _{IN} =1.5V, V _{Cd} =0.7V		530	770	-	295	770	-		
Release Delay Time1 ⁽⁵⁾	t _{DR1}	V _{IN} =1.5V→V _{DF(T)} ×1.1, Cd=0.01 μF		8.5	10.0	11.5	7	10.0	12	ms	⑤
Release Delay Time2 ⁽⁶⁾	t _{DR2}	V _{IN} =V _{DF(T)} ×1.1, Cd=0.01 μF		0.85	1.0	1.15	0.7	1.0	1.2		
Watchdog Timeout Period ⁽⁷⁾	t _{WD}	V _{IN} =V _{DF(T)} ×1.1, Cd=0.01 μF, WD=V _{SS}		8.5	10.0	11.5	7	10.0	12		
Detect Delay Time ⁽⁸⁾	t _{DF}	V _{IN} =V _{DF(T)} ×1.1→1.5, Cd=0.01 μF		-	10.0	50	-	10.0	100	μs	
Watchdog Minimum Pulse Width	t _{WDIN}	V _{IN} =6.0V, Apply pulse from 6.0V to 0V to the WD pin.		100	-	-	100	-	-	ns	⑥
Watchdog High Level Voltage	V _{WDH}	V _{DF(T)} × 1.1 ≤ V _{IN} ≤ 6.0V, Cd=0.01μF		V _{IN} ×0.7	-	6	V _{IN} ×0.7	-	6	V	
Watchdog Low Level Voltage	V _{WDL}	V _{DF(T)} × 1.1 ≤ V _{IN} ≤ 6.0V, Cd=0.01μF		0	-	V _{IN} ×0.3	0	-	V _{IN} ×0.3	V	
Watchdog Pull-down Resistance	R _{WD}	V _{WD} =6.0V, R _{WD} =V _{WD} /I _{WD}		280	550	1100	220	550	1350	kΩ	⑦
MRB High Level Voltage	V _{MRH}	V _{DF(T)} × 1.1 ≤ V _{IN} ≤ 6.0V		1.3	-	V _{IN}	1.3	-	V _{IN}	V	⑧
MRB Low Level Voltage	V _{MRL}			0	-	0.45	0	-	0.45	V	
MRB Pull-up Resistance	R _{MR}	V _{IN} =6.0V, V _{MRB} =0V, R _{MR} =V _{IN} /I _{MRB}		300	800	1200	230	800	1420	kΩ	⑨
MRB Minimum Pulse Width	t _{MRIN}	V _{IN} =6.0V, Apply pulse from 6.0V to 0V to the MRB pin.		1.0	-	-	1.0	-	-	μs	⑩

NOTE:

*The WD pin and MRB pin are open unless otherwise specified in the measurement conditions.

⁽¹⁾ V_{DF(T)}: Nominal detect voltage

⁽²⁾ For V_{DF(T)}>2.0V products only. ⁽³⁾ For V_{DF(T)}>3.0V products only. ⁽⁴⁾ For V_{DF(T)}>4.0V products only.

⁽⁵⁾ Until time when RESETB pin shows release status after V_{IN} reached the release voltage.

Release voltage (V_{DR}) = Detect voltage (V_{DFL}) + Hysteresis width (V_{HYS})

⁽⁶⁾ The time to change the status of RESETB pin from the detect-status after the watchdog-timeout happens with the condition of WD=V_{SS}.

⁽⁷⁾ The time to change the status of RESETB pin from the release-status to the detect-status with the condition of WD=V_{SS}.

⁽⁸⁾ When V_{IN} is changed during watchdog timeout time, until time when RESETB pin shows detect status after V_{IN} reached the detect voltage.

⁽⁹⁾ The ambient temperature range (-40°C ≤ Ta ≤ 125°C) is design Value.

ELECTRICAL CHARACTERISTICS (Continued)

XC6131A Series

PARAMETER	SYMBOL	CONDITIONS	Ta=25°C			-40°C ≤ Ta ≤ 125°C ⁽¹⁰⁾			UNITS	CIRCUIT	
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.			
Operating Voltage	V _{IN}		1.5	-	6.0	1.5	-	6.0	V		
Detect Voltage	V _{DFL}	V _{DF(T)} ⁽¹⁾ =1.6~5.0V	SOT-26	V _{DF(T)} ×0.99	V _{DF(T)}	V _{DF(T)} ×1.01	V _{DF(T)} ×0.975	V _{DF(T)}	V _{DF(T)} ×1.025	V	①
			DFN1515-6A	V _{DF(T)} ×0.985	V _{DF(T)}	V _{DF(T)} ×1.015	V _{DF(T)} ×0.97	V _{DF(T)}	V _{DF(T)} ×1.03	V	
Temperature Characteristics	ΔV _{DFL} / (ΔT _{opr} ·V _{DFL})	-40°C ≤ T _{opr} ≤ 125°C	-	±50	-	-	±50	-	ppm/°C		
Hysteresis Width	V _{HYS}		V _{DFL} ×0.04	V _{DFL} ×0.05	V _{DFL} ×0.06	V _{DFL} ×0.03	V _{DFL} ×0.05	V _{DFL} ×0.07	V		
Supply Current	I _{SS}	V _{IN} =V _{DF(T)} × 0.9	-	8.1	12.1	-	8.1	14.0	μA	②	
		V _{IN} =V _{DF(T)} × 1.1	EN=L ⁽²⁾	-	2.5	3.5	-	2.5			5.0
			EN=H	-	9.8	12.6	-	9.8			13.6
Output Current	I _{RBOUT}	N-ch. V _{RESETB} =0.3V	V _{IN} =1.5V	2.6	3.5	-	1.4	3.5	-	mA	③
			V _{IN} =2.0V ⁽²⁾	4.9	6.0	-	3.0	6.0	-		
			V _{IN} =3.0V ⁽³⁾	9.2	10.3	-	5.8	10.3	-		
			V _{IN} =4.0V ⁽⁴⁾	12.3	13.8	-	7.7	13.8	-		
Leakage Current	I _{Leak}	V _{IN} =6.0V, V _{RESETB} =6.0V	-	0.01	0.1	-	0.01		μA	④	
Cd Pin Sink Current	I _{cd}	V _{IN} =1.5V, V _{Cd} =0.7V	530	770	-	295	770	-			
Release Delay Time1 ⁽⁶⁾	t _{DR1}	V _{IN} =1.5V→V _{DF(T)} × 1.1, Cd=0.01 μF	8.5	10.0	11.5	7	10.0	12	ms	⑤	
Release Delay Time2 ⁽⁷⁾	t _{DR2}	V _{IN} =V _{DF(T)} × 1.1, Cd=0.01 μF	0.85	1.0	1.15	0.7	1.0	1.2			
Watchdog Timeout Period ⁽⁸⁾	t _{WD}	V _{IN} =V _{DF(T)} × 1.1, Cd=0.01 μF, WD= V _{SS}	8.5	10.0	11.5	7	10.0	12			
Detect Delay Time ⁽⁹⁾	t _{DF}	V _{IN} =V _{DF(T)} × 1.1→1.5, Cd=0.01 μF	-	10.0	50	-	10.0	100	μs		
Watchdog Minimum Pulse Width	t _{WDIN}	V _{IN} =6.0V, Apply pulse from 6.0V to 0V to the WD pin.	100	-	-	100	-	-	ns		
Watchdog High Level Voltage	V _{WDH}	V _{DF(T)} × 1.1 ≤ V _{IN} ≤ 6.0V, Cd=0.01 μF	V _{IN} × 0.7	-	6	V _{IN} × 0.7	-	6	V	⑥	
Watchdog Low Level Voltage	V _{WDL}	V _{DF(T)} × 1.1 ≤ V _{IN} ≤ 6.0V, Cd=0.01 μF	0	-	V _{IN} × 0.3	0	-	V _{IN} × 0.3	V		
Watchdog Pull-down Resistance	R _{WD}	V _{WD} =6.0V, R _{WD} =V _{WD} /I _{WD}	280	550	1100	220	550	1350	kΩ	⑦	
EN High Level Voltage	V _{ENH}	V _{DF(T)} × 1.1 ≤ V _{IN} ≤ 6.0V	1.3	-	V _{IN}	1.3	-	V _{IN}	V	⑧	
EN Low Level Voltage	V _{ENL}		0	-	0.45	0	-	0.45	V	⑨	
EN Pull-up Resistance	R _{EN}	V _{IN} =6.0V, V _{EN} =0V, R _{EN} =V _{IN} /I _{EN}	300	800	1200	230	800	1420	kΩ		

NOTE:

* The WD pin and EN pin are open unless otherwise specified in the measurement conditions.

⁽¹⁾ V_{DF(T)}: Nominal detect voltage

⁽²⁾ Excludes the current that flows to R_{EN} pull-up resistance when EN = L.

⁽³⁾ For V_{DF(T)} > 2.0V products only. ⁽⁴⁾ For V_{DF(T)} > 3.0V products only. ⁽⁵⁾ For V_{DF(T)} > 4.0V products only.

⁽⁶⁾ Until time when RESETB pin shows release status after V_{IN} reached the release voltage.

Release voltage (V_{DR}) = Detect voltage (V_{DFL}) + Hysteresis width (V_{HYS})

⁽⁷⁾ The time to change the status of RESETB pin from the detect-status after the watchdog-timeout happens with the condition of WD=V_{SS}.

⁽⁸⁾ The time to change the status of RESETB pin from the release-status to the detect-status with the condition of WD=V_{SS}.

⁽⁹⁾ When V_{IN} is changed during watchdog timeout time, until time when RESETB pin shows detect status after V_{IN} reached the detect voltage.

⁽¹⁰⁾ The ambient temperature range (-40°C ≤ Ta ≤ 125°C) is design Value.

ELECTRICAL CHARACTERISTICS (Continued)

XC6131B Series

PARAMETER	SYMBOL	CONDITIONS	Ta=25°C			-40°C ≤ Ta ≤ 125°C ⁽¹⁰⁾			UNITS	CIRCUIT	
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.			
Operating Voltage	V _{IN}		1.5	-	6.0	1.5	-	6.0	V		
Detect Voltage	V _{DFL}	V _{DF(T)} ⁽¹⁾ =1.6~5.0V	SOT-26	V _{DF(T)} ×0.99	V _{DF(T)}	V _{DF(T)} ×1.01	V _{DF(T)} ×0.975	V _{DF(T)}	V _{DF(T)} ×1.025	V	①
			DFN1515-6A	V _{DF(T)} ×0.985	V _{DF(T)}	V _{DF(T)} ×1.015	V _{DF(T)} ×0.97	V _{DF(T)}	V _{DF(T)} ×1.03	V	
Temperature Characteristics	$\frac{\Delta V_{DFL}}{(\Delta T_{opr} \cdot V_{DFL})}$	-40°C ≤ T _{opr} ≤ 125°C	-	±50	-	-	±50	-	ppm/°C		
Hysteresis Width	V _{HYS}		V _{DFL} ×0.04	V _{DFL} ×0.05	V _{DFL} ×0.06	V _{DFL} ×0.03	V _{DFL} ×0.05	V _{DFL} ×0.07	V		
Supply Current	I _{SS}	V _{IN} =V _{DF(T)} × 0.9	-	8.1	12.1	-	8.1	14.0	μA	②	
		V _{IN} =V _{DF(T)} × 1.1	ENB=H ⁽²⁾	-	2.5	3.5	-	2.5			5.0
Output Current	I _{RBOU}	N-ch. V _{RESETB} =0.3V	V _{IN} =1.5V	2.6	3.5	-	1.4	3.5	-	mA	③
			V _{IN} =2.0V ⁽²⁾	4.9	6.0	-	3.0	6.0	-		
			V _{IN} =3.0V ⁽³⁾	9.2	10.3	-	5.8	10.3	-		
			V _{IN} =4.0V ⁽⁴⁾	12.3	13.8	-	7.7	13.8	-		
Leakage Current	I _{Leak}	V _{IN} =6.0V, V _{RESETB} =6.0V	-	0.01	0.1	-	0.01		μA	④	
Cd Pin Sink Current	I _{cd}	V _{IN} =1.5V, V _{Cd} =0.7V	530	770	-	295	770	-			
Release Delay Time1 ⁽⁶⁾	t _{DR1}	V _{IN} =1.5V → V _{DF(T)} × 1.1, Cd=0.01 μF	8.5	10.0	11.5	7	10.0	12	ms	⑤	
Release Delay Time2 ⁽⁷⁾	t _{DR2}	V _{IN} =V _{DF(T)} × 1.1, Cd=0.01 μF	0.85	1.0	1.15	0.7	1.0	1.2			
Watchdog Timeout Period ⁽⁸⁾	t _{WD}	V _{IN} =V _{DF(T)} × 1.1, Cd=0.01 μF, WD=V _{SS}	8.5	10.0	11.5	7	10.0	12			
Detect Delay Time ⁽⁹⁾	t _{DF}	V _{IN} =V _{DF(T)} × 1.1 → 1.5, Cd=0.01 μF	-	10.0	50	-	10.0	100	μs		
Watchdog Minimum Pulse Width	t _{WDIN}	V _{IN} =6.0V, Apply pulse from 6.0V to 0V to the WD pin.	100	-	-	100	-	-	ns		
Watchdog High Level Voltage	V _{WDH}	V _{DF(T)} × 1.1 ≤ V _{IN} ≤ 6.0V, Cd=0.01 μF	V _{IN} × 0.7	-	6	V _{IN} × 0.7	-	6	V	⑥	
Watchdog Low Level Voltage	V _{WDL}	V _{DF(T)} × 1.1 ≤ V _{IN} ≤ 6.0V, Cd=0.01 μF	0	-	V _{IN} × 0.3	0	-	V _{IN} × 0.3	V		
Watchdog Pull-down Resistance	R _{WD}	V _{WD} =6.0V, R _{WD} =V _{WD} /I _{WD}	280	550	1100	220	550	1350	kΩ	⑦	
ENB High Level Voltage	V _{ENBH}	V _{DF(T)} × 1.1 ≤ V _{IN} ≤ 6.0V	1.3	-	V _{IN}	1.3	-	V _{IN}	V	⑧	
ENB Low Level Voltage	V _{ENBL}		0	-	0.45	0	-	0.45	V		
ENB Pull-down Resistance	R _{ENB}	V _{ENB} =6.0V, R _{ENB} =V _{ENB} /I _{ENB}	300	800	1200	230	800	1420	kΩ	⑨	

NOTE:

*The WD pin and ENB pin are open unless otherwise specified in the measurement conditions.

⁽¹⁾ V_{DF(T)}: Nominal detect voltage

⁽²⁾ Excludes the current that flows to the R_{ENB} pull-down resistance when ENB = H.

⁽³⁾ For V_{DF(T)} > 2.0V products only. ⁽⁴⁾ For V_{DF(T)} > 3.0V products only. ⁽⁵⁾ For V_{DF(T)} > 4.0V products only.

⁽⁶⁾ Until time when RESETB pin shows release status after V_{IN} reached the release voltage.

Release voltage (V_{DR}) = Detect voltage (V_{DFL}) + Hysteresis width (V_{HYS})

⁽⁷⁾ The time to change the status of RESETB pin from the detect-status after the watchdog-timeout happens with the condition of WD=V_{SS}.


⁽⁸⁾ The time to change the status of RESETB pin from the release-status to the detect-status with the condition of WD=V_{SS}.

⁽⁹⁾ When V_{IN} is changed during watchdog timeout time, until time when RESETB pin shows detect status after V_{IN} reached the detect voltage.


⁽¹⁰⁾ The ambient temperature range (-40°C ≤ Ta ≤ 125°C) is design Value.

TEST CIRCUITS


CIRCUIT①




CIRCUIT②




CIRCUIT③



CIRCUIT④




CIRCUIT⑤




TEST CIRCUITS (Continued)


CIRCUIT⑥




CIRCUIT⑦




CIRCUIT⑧



CIRCUIT⑨




CIRCUIT⑩



OPERATIONAL EXPLANATION

In the XC6130/XC6131 Series, the voltage divided by RH, RX, and RY connected to the V_{IN} pin is compared to the internal reference voltage by the comparator, and the resulting output signal drives the watchdog logic and output driver. The V_{IN} pin voltage is gradually lowered, and when the V_{IN} pin voltage reaches the detect voltage, H→L level signal is output to the reset output pin (V_{DFL} type).



XC6130 Series

<Output signal of reset output pin>

If the V_{IN} pin voltage is below the detect voltage, the reset output pin outputs H→L level signal.

After the V_{IN} pin voltage reaches the release voltage, the reset output pin holds L level during release delay time 1 (t_{DR1}). If a start signal is not input to the WD pin within the watchdog timeout time, the reset output pin holds L level during release delay time 2 (t_{DR2}) and then outputs H level signal.

<Hysteresis>

If the internal comparator outputs L level signal, the PMOS transistor connected in parallel to RH turns ON and the hysteresis circuit activates. The hysteresis voltage width is obtained from the difference between the detect voltage and the release voltage.

The hysteresis width is $V_{DFL} \times 0.05$ (TYP.).

<WD pin>

A watchdog timer is used to detect abnormal operation and runaway in a microprocessor. If "L→H" signal is not input from the microprocessor within the watchdog timeout time, the reset output pin holds the detect state during release delay time 2 (t_{DR2}), and then L → H level signal is output to the reset output pin.

In addition, the watchdog pin is pulled down internally to V_{SS} , and when the watchdog pin is OPEN, a reset signal is output after the watchdog timeout time.

The watchdog timeout time (t_{WD}) can be set using the equation below.

$$t_{WD} = Cd \times 10^6$$

Example: When Cd is 0.1 μ F, $t_{WD} = 0.1 \times 10^{-6} \times 10^6 = 100\text{ms}$ (TYP.)

OPERATIONAL EXPLANATION (Continued)

<Release delay time 1>

When power is added on the V_{IN} , the time from the point that V_{IN} reaches the release voltage until the reset output pin reaches the release voltage is release delay time 1 (t_{DR1}).

Release delay time 1 (t_{DR1}) can be set using the equation below.

$$t_{DR1} = Cd \times 10^6$$

Example: When Cd is 0.1 μ F, $t_{DR1} = 0.1 \times 10^{-6} \times 10^6 = 100\text{ms}$ (TYP.)

<Release delay time 2>

Release delay time 2 (t_{DR2}) is the duration of the detect state until the watchdog timer restarts when "L \rightarrow H" signal is not input to the WD pin within the watchdog timeout time.

Release delay time 2 (t_{DR2}) can be set using the equation below.

$$t_{DR2} = Cd \times 10^5$$

Example: When Cd is 0.1 μ F, $t_{DR2} = 0.1 \times 10^{-6} \times 10^5 = 10\text{ms}$ (TYP.)

<Detect delay time>

The detect delay time (t_{DF}) is the time until the V_{IN} pin voltage drops to the detect voltage and the reset output pin enters the detect state.

<MRB pin> * XC6130 Series

The MRB pin voltage can be input to force the signal of the reset output pin to the detect state.

When the MRB pin voltage input reaches an H \rightarrow L level signal, an H \rightarrow L level signal is output to the reset output pin. After the MRB pin voltage reaches L \rightarrow H level, the reset output pin holds the detect state during release delay time 1 (t_{DR1}).

<EN pin> * XC6131A Series

If the watchdog function will not be used, the EN pin can be set to L level to forcibly stop only the watchdog function and keep the voltage detector operating. When using the watchdog function, use the EN pin at H level. When the input voltage reaches the L \rightarrow H level, the reset output pin holds the detect state during release delay time 1 (t_{DR1}), regardless of the EN pin voltage. (Refer to Timing Chart 2, ①)

If the input voltage is higher than the release voltage and the EN pin voltage reaches L \rightarrow H level, the watchdog function recovers. (Refer to Timing Chart 2, ②)

<ENB Pin> * XC6131B Series


When the watchdog function is not used, the ENB pin can be set to H level to keep the voltage detector operating and forcibly stop only the watchdog function. To use the watchdog function, use the ENB pin at L level. When the input voltage reaches the L \rightarrow H level, the reset output pin holds the detect state during release delay time 1 (t_{DR1}), regardless of the ENB pin voltage. (Refer to Timing Chart 3, ①)

When the input voltage is higher than the release voltage and the ENB pin voltage reaches H \rightarrow L level, the watchdog function recovers. (Refer to Timing Chart 3, ②)

OPERATIONAL EXPLANATION (Continued)

<Timing Chart 1>


XC6130 Series



OPERATIONAL EXPLANATION (Continued)

<Timing Chart 2>


XC6131A Series



OPERATIONAL EXPLANATION(Continued)

<Timing Chart 3>

XC6131B Series



NOTES ON USE

1. Use this IC within the absolute maximum ratings. Risk of deterioration or damage if the absolute maximum ratings are exceeded during temporary or transient voltage drops or voltage jumps.
2. If a resistance is added between the power and the VIN pin, the flowthrough current when the IC operates will cause the VIN pin voltage to drop and the IC may malfunction.
3. When raising the input voltage from the minimum operating voltage or less, if changed suddenly, the release delay time may become short.
4. Sufficiently reinforce the VIN and GND lines, as power noise may cause malfunctioning of the watchdog function and voltage detector. It is recommended that a capacitor be added between VIN and GND.
5. Enter "H" level, or "L" level should be fed to MRB and EN/ENB pin.
6. To ensure stable operation of the watchdog function, be sure to add a capacitor at the Cd pin.
The release delay time and watchdog timeout time are affected by the accuracy and temperature characteristics of the Cd pin capacitor.
7. If the Cd pin capacitor is unable to discharge to the ground level during recovery after a power interruption, the release delay may become noticeably shorter. Exercise caution.
8. With the XC6131 series, the Cd pin capacitor is discharged when the watchdog function is stopped with EN or ENB.
If the watchdog function is restarted when the Cd pin voltage is Cd Low Level (TYP. 0.25V) or higher, the L level may be output to the output pin. When restarting the watchdog function, secure a sufficient period for stopping the function and discharge the Cd pin capacitor before use.
9. The pull-up resistance connected to the output pin determines the RESETB voltage at the time of detect and release. Refer to the following to select the resistance value.

$$\text{At detection: } V_{\text{RESETB}} = (V_{\text{pull-Up}}) / (1 + R_{\text{pull}} / R_{\text{ON}})$$

Vpull-Up: Voltage after pull-up

RON^(*): ON resistance of N-ch driver (calculated from $V_{\text{RESETB}} / I_{\text{RBOUT1}}$ in electrical characteristics)^(**)

Example calculation:

When $V_{\text{IN}} = 2.0\text{V}$ ⁽²⁾, $R_{\text{ON}} = 0.3 / 4.9 \times 10^{-3} \doteq 61.2 \Omega$ (MAX.). If you wish to make the VRESETB voltage at detection 0.1V or lower with $V_{\text{pull-Up}} = 3.0\text{V}$,

$$R_{\text{pull}} = (V_{\text{pull-Up}} / V_{\text{RESETB}} - 1) \times R_{\text{ON}} = (3 / 0.1 - 1) \times 61.2 \doteq 1.8 \text{ k} \Omega$$

and thus to make the output voltage at detection 0.1V or less under the above conditions, the pull-up resistance must be 1.8kΩ or higher.

^(*) The smaller VIN is, the larger RON becomes.

⁽²⁾ When selecting VIN, calculate using the lowest value of the input voltage range you will use.

⁽³⁾ IRBOUT1 specified in the electrical characteristics is the value at Ta=25°C. IRBOUT1 varies depending on the ambient temperature.

To select the pull-up resistance taking ambient temperature into account, please calculate IRBOUT with the MIN. value of the ambient temperature range of $-40^{\circ}\text{C} \leq T_a \leq 125^{\circ}\text{C}$.

$$\text{At release: } V_{\text{RESETB}} = (V_{\text{pull-Up}}) / (1 + R_{\text{pull}} / R_{\text{OFF}})$$

Vpull-Up: Voltage after pull-up

ROFF: Resistance value 60MΩ (MIN.)

when N-ch driver is OFF (calculated from $V_{\text{RESETB}} / I_{\text{LEAK}}$ in electrical characteristics)

Calculation example:

If you wish to make VRESETB 5.99V or higher with $V_{\text{pull-Up}} = 6.0\text{V}$

$$R_{\text{pull}} = (V_{\text{pull-Up}} / V_{\text{RESETB}} - 1) \times R_{\text{OFF}} = (6 / 5.99 - 1) \times 60 \times 10^6 \doteq 100 \text{ k} \Omega$$


and thus to make the output voltage 5.99V or higher at release under the above conditions, the pull-up resistance must be 100kΩ or less.

10. We place importance on improving our products and increasing reliability. However, please design safety into the device and system, including fail-safe design and post-aging treatment.


TYPICAL PERFORMANCE CHARACTERISTICS

(1) Detect, Release Voltage vs. Ambient Temperature

XC6130, XC6131 ($V_{DF(T)}=1.6V$)




XC6130, XC6131 ($V_{DF(T)}=3.0V$)




(2) Detect, Release Voltage vs. Input Voltage


XC6130, XC6131 ($V_{DF(T)}=5.0V$)




XC6130, XC6131 ($V_{DF(T)}=1.6V$)



XC6130, XC6131 ($V_{DF(T)}=3.0V$)




XC6130, XC6131 ($V_{DF(T)}=5.0V$)




TYPICAL PERFORMANCE CHARACTERISTICS (Continued)

(3) Supply Current vs. Input Voltage


XC6130 ($V_{DF(T)}=1.6V$)




XC6130 ($V_{DF(T)}=3.0V$)




XC6130 ($V_{DF(T)}=5.0V$)




XC6131 ($V_{DF(T)}=1.6V$)



XC6130, XC6131 ($V_{DF(T)}=3.0V$)






XC6130, XC6131 ($V_{DF(T)}=5.0V$)





TYPICAL PERFORMANCE CHARACTERISTICS (Continued)

(3) Supply Current vs. Input Voltage (Continued)




(4) Output Current vs. V_{RESETB}

(5) Output Current vs. Input Voltage





TYPICAL PERFORMANCE CHARACTERISTICS (Continued)



(6) Cd Sink Current vs. Ambient Temperature



(7) Release Delay Time1 vs. Ambient Temperature





(8) Release Delay Time2 vs. Ambient Temperature




■ TYPICAL PERFORMANCE CHARACTERISTICS (Continued)



(9) Watchdog Timeout Period vs. Ambient Temperature




(10) WD High Level Threshold Voltage vs. Ambient Temperature



(11) WD Low Level Threshold Voltage vs. Ambient Temperature




WD Input Pulse




WD Input Pulse

TYPICAL PERFORMANCE CHARACTERISTICS (Continued)


(12) MRB High Level Threshold Voltage vs. Ambient Temperature




(13) MRB Low Level Threshold Voltage vs. Ambient Temperature




(14) EN High Level Threshold Voltage vs. Ambient Temperature




(15) EN Low Level Threshold Voltage vs. Ambient Temperature



(16) ENB High Level Threshold Voltage vs. Ambient Temperature




(17) ENB Low Level Threshold Voltage vs. Ambient Temperature



■ TYPICAL PERFORMANCE CHARACTERISTICS (Continued)


(18) MRB Pull-up Resistance vs. Ambient Temperature

XC6130A




(19) EN Pull-up Resistance vs. Ambient Temperature

XC6131A




(20) ENB Pull-down Resistance vs. Ambient Temperature

XC6131B



(21) WD Pull-up Resistance vs. Ambient Temperature

XC6130, XC6131



■ PACKAGING INFORMATION


For the latest package information go to, www.torexsemi.com/technical-support/packages

PACKAGE	OUTLINE / LAND PATTERN	THERMAL CHARACTERISTICS
SOT-26	SOT-26 PKG	SOT-26 Power Dissipation
DFN1515-6A	DFN1515-6A PKG	DFN1515-6A Power Dissipation

MARKING RULE

●XC6130

SOT-26



① represents products series

MARK	PRODUCT SERIES
4	XC6130*****-G


② represents type of detector and detect voltage

MARK	DETECT VOLTAGE (V)	PRODUCT TYPE	PRODUCT SERIES
1	1.6~2.0	A	XC6130A*****-G
2	2.1~3.0		
3	3.1~4.0		
4	4.1~5.0		

③ represents detect voltage

MARK	DETECT VOLTAGE (V)	MARK	DETECT VOLTAGE (V)
1	x.1	6	x.6
2	x.2	7	x.7
3	x.3	8	x.8
4	x.4	9	x.9
5	x.5	0	x.0

DFN1515-6A




④⑤ represents production lot number
01~09, 0A~0Z, 11~9Z, A1~A9, AA~AZ, B1~ZZ in order.
(G, I, J, O, Q, W excluded)
* No character inversion used.


MARKING RULE (Continued)

●XC6131

SOT-26



DFN1515-6A



① represents products series

MARK	PRODUCT SERIES
4	XC6131*****-G

② represents type of detector and detect voltage

MARK	DETECT VOLTAGE (V)	PRODUCT TYPE	PRODUCT SERIES
A	1.6~2.0	A	XC6131A*****-G
B	2.1~3.0		
C	3.1~4.0		
D	4.1~5.0		
E	1.6~2.0	B	XC6131B*****-G
F	2.1~3.0		
H	3.1~4.0		
K	4.1~5.0		

③ represents detect voltage

MARK	DETECT VOLTAGE (V)	MARK	DETECT VOLTAGE (V)
1	x.1	6	x.6
2	x.2	7	x.7
3	x.3	8	x.8
4	x.4	9	x.9
5	x.5	0	x.0

④⑤ represents production lot number

01~09, 0A~0Z, 11~9Z, A1~A9, AA~AZ, B1~ZZ in order.

(G, I, J, O, Q, W excluded)

* No character inversion used.

1. The product and product specifications contained herein are subject to change without notice to improve performance characteristics. Consult us, or our representatives before use, to confirm that the information in this datasheet is up to date.
2. The information in this datasheet is intended to illustrate the operation and characteristics of our products. We neither make warranties or representations with respect to the accuracy or completeness of the information contained in this datasheet nor grant any license to any intellectual property rights of ours or any third party concerning with the information in this datasheet.
3. Applicable export control laws and regulations should be complied and the procedures required by such laws and regulations should also be followed, when the product or any information contained in this datasheet is exported.
4. The product is neither intended nor warranted for use in equipment of systems which require extremely high levels of quality and/or reliability and/or a malfunction or failure which may cause loss of human life, bodily injury, serious property damage including but not limited to devices or equipment used in 1) nuclear facilities, 2) aerospace industry, 3) medical facilities, 4) automobile industry and other transportation industry and 5) safety devices and safety equipment to control combustions and explosions. Do not use the product for the above use unless agreed by us in writing in advance.
5. Although we make continuous efforts to improve the quality and reliability of our products; nevertheless Semiconductors are likely to fail with a certain probability. So in order to prevent personal injury and/or property damage resulting from such failure, customers are required to incorporate adequate safety measures in their designs, such as system fail safes, redundancy and fire prevention features.
6. Our products are not designed to be Radiation-resistant.
7. Please use the product listed in this datasheet within the specified ranges.
8. We assume no responsibility for damage or loss due to abnormal use.
9. All rights reserved. No part of this datasheet may be copied or reproduced unless agreed by Torex Semiconductor Ltd in writing in advance.

TOREX SEMICONDUCTOR LTD.